A useful nanopower circuit is presented for edge detection in integrated vision systems. Based on a compact frontend of only five MOS devices, this circuit features a tunable threshold and discrete output; ideal for interfacing to digital electronics.
INTRODUCTION
In next generation vision systems, the traditional software-based processing is being transferred to the front-end as custom in-built hardware. This provides the advantage of real-time operation; a necessity in many vision applications. This processing includes tasks such as edge detection [1] , contrast enhancement and localised automatic gain control [2] . For these tasks to be realised in hardware; the circuits must fulfil three criteria; ultra-low power consumption, optimised circuit simplicity and robustness. These are all crucial for these circuits require to be implemented in every pixel, as illustrated in the organisation shown in Fig. 1 . In this paper a circuit block based on an unconventionally biased differential pair is presented for the task of realtime edge detection. The circuit core is based on only five devices; all biased in weak inversion for nano-power operation. Furthermore, quantitative analysis of subthreshold matching confirms reliable and robust operation of this circuit block.
CIRCUIT DESCRIPTION
The schematic shown in Fig. 2 illustrates two neighbouring pixels with interconnected edge detection circuitry. Included are the photodetector circuits (one required per pixel,) the edge detection circuit (shaded in grey,) and the bias current generator and copying circuits. Devices D1, Q1 and D2, Q2 form the continuous-time logarithmic photodetector circuits for the two neighbouring pixels. The photocurrents I 1 and I 2 develop logarithmically related voltages (V 1 and V 2 ) across the diode-connected devices (Q1 and Q2 respectively.) This differential voltage (V 1 , V 2 ) is connected to the PMOS differential pair (Q5 and Q6) sourced by the current I 4 (mirrored from the bias current; I bias .) The differential pair tail currents are sunk via the current mirror (Q7, Q8 and Q9) which is controlled by the tuning current; I tune .
The operation is as follows:
I bias is chosen to be the same order of magnitude as the minimum value of photocurrents I 1 and I 2 in order to ensure devices Q4, Q5 and Q6 are in saturation and operating in weak inversion.
I tune is adjusted to lie in between I bias /2 and I bias and sets the allowed tolerance before indicating an edge and flagging it up. This will set the gatesource voltages of devices Q8 and Q9. This voltage will in turn determine the maximum current that can be sunk from the drains of Q8 and Q9 (I d8max and I d9max respectively). Assuming devices Q5 and Q6 are ideally matched, this circuit operates in one of two states:
V 1 =V 2 :
Since I bias /2 < I tune < I bias then I 5 < I d8max causing device Q8 to be in the ohmic region. This in turn will cause V 5 to sit barely above ground and similarly Q9, I 6 and V 6 will behave in the same way. As a result of V 5 and V 6 both being low, V out will also output low indicating there is no edge.
V 1 V 2 :
For example, if V 1 < V 2 such that I 5 =I d8max then device Q8 is in saturation and V 5 rises to just below V dd . However I 6 <I d9max so device Q9 is still in the ohmic region, keeping V 6 low. This will result in V out outputting high indicating there is an edge.
CIRCUIT ANALYSIS
A general expression describing the basic operation of the MOS transistor in the weak inversion region is:
Assuming devices Q5 and Q6 are operating in saturation, the following expression can be derived, expressing the output current (differential.) (2)
This can be split as to provide the single-ended tail current expressions. From (2,) the large and small signal transconductance of the differential pair can be derived [3] . 
Expression (5) can be used to express the range of values for which the circuit will flag an edge detected.
Where V ERR is the error term expressing the total mismatch error in the differential pair as an input referred voltage.
MATCHING
An instrumental design issue for ensuring circuits operating in weak inversion will work is device matching. The device mismatch arises from process parameter variations mainly in gate oxide thickness and doping concentrations, resulting in device threshold voltage and drain current variations. Since the gm/I ratio is at a maximum for devices operating in weak inversion, this signifies that subthreshold circuits are those most affected by device mismatch [4] . Therefore for robust high performance circuits with good manufacturing yields; the micropower designer must not rely on absolute model parameters but rather on good matching between identically designed and carefully laid out devices. For example, in device pairs closely separated, the threshold voltage mismatch dependence on the active area [5] is given by the following expression: V th is the standard deviation in threshold voltage, W x L is the device active area and A vt and C o are fit constants. Simulating using a threshold voltage spread of (V th ±2 V th ) covers 96% of mismatch deviations and therefore gives a good indication of mismatch related performance variations in addition to circuit robustness. Variation in tunability amongst identical blocks. Table 1 Simulation data for critically matched device groups with corresponding mismatch errors for various sizes; providing both local and input referred error. Assuming devices are of equal areas with I bias =5nA and I tune =3nA. The shaded entries represent the selected device dimensions to be used.
DESIGN TARGETS
The target design specifications for the nano-power tunable edge-detection cell are listed in 18nW*(n)(m) 9nW*(n-1)m + 9nW*(m-1)n 13.5nW*n Table 2 Target hardware design specifications for edgedetector cell
SIMULATIONS
This circuit was simulated using the Spectre simulator under the Cadence IC design environment with foundry supplied models for a standard 0.18um CMOS process. Figure 3 illustrates the tunability of this circuit, i.e. for different values of I tune , by plotting the output voltage (V out ) versus the differential input voltage (V 1 -V 2 .) Since V 1 and V 2 are logarithmic compressions of photocurrents I 1 and I 2 , the differential input voltage (V 1 -V 2 ) represents the ratio of the photocurrents (I 1 /I 2 .) This is further illustrated in Figure 4 , showing the operating regions for V out =low and V out =high. The device pairs (or groups) requiring to be well-matched in the presented circuit are listed in Table 1 , including simulated results for different device sizes and their corresponding mismatch errors.
CONCLUSION
Presented is an elegant circuit cell for implementing a core processing task; edge detection in early vision systems. This technique not only offers a reduced circuit complexity to alternative methods but also the versatility of being able to dynamically tune the sensitivity. Using careful layout techniques, device mismatch has been kept to the critical minimum to guarantee both robustness and high manufacturing yield. As edge-detection is a fuzzy computation, for example this is to be used to determine boundaries of biological cells [6] ; any mismatch will usually translate to a shifting of the edge by a pixel or two. Most importantly, having been designed to operate from a 1.8v supply requiring only 7nA current, the total power consumption per block is under 13 nano-watts!
